View R5F21344MDFP_5010246.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Preliminary Datasheet
Specifications in this document are tentative and subject to change.
R8C/34M Group
RENESAS MCU
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
1.
1.1
Overview
Features
The R8C/34M Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing. Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components. The R8C/34M Group has data flash (1 KB x 4 blocks) with the background operation (BGO) function.
1.1.1
Applications
Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 1 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
1. Overview
1.1.2
Specifications
Tables 1.1 and 1.2 outline the Specifications for R8C/34M Group. Table 1.1
Item CPU
Specifications for R8C/34M Group (1)
Function Central processing unit Specification R8C CPU core * Number of fundamental instructions: 89 * Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V) * Multiplier: 16 bits x 16 bits 32 bits * Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits 32 bits * Operation mode: Single-chip mode (address space: 1 Mbyte) Refer to Table 1.3 Product List for R8C/34M Group. * Power-on reset * Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable) * Input-only: 1 pin * CMOS I/O ports: 43, selectable pull-up resistor * High current drive ports: 43 * 4 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit (32 kHz), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator * Oscillation stop detection: XIN clock oscillation stop detection function * Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 * Low power consumption modes: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Real-time clock (timer RE) * Number of interrupt vectors: 69 * External Interrupt: 9 (INT x 5, Key input x 4) * Priority levels: 7 levels * 14 bits x 1 (with prescaler) * Reset start selectable * Low-speed on-chip oscillator for watchdog timer selectable * 1 channel * Activation sources: 33 * Transfer modes: 2 (normal mode, repeat mode) 8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode 8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait oneshot generation mode 16 bits x 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin) 16 bits x 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period) 8 bits x 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode
Memory
ROM, RAM, Data flash Power Supply Voltage detection Voltage circuit Detection I/O Ports Programmable I/O ports Clock Clock generation circuits
Interrupts
Watchdog Timer
DTC (Data Transfer Controller)
Timer
Timer RA
Timer RB
Timer RC
Timer RD
Timer RE
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 2 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
1. Overview
Table 1.2
Item Serial Interface
Specifications for R8C/34M Group (2)
Function UART0, UART1 UART2 Specification Clock synchronous serial I/O/UART x 2 channel Clock synchronous serial I/O/UART, I2C mode (I2C-bus), multiprocessor communication function 1 (shared with I2C-bus) 1 (shared with SSU) Hardware LIN: 1 (timer RA, UART0) 10-bit resolution x 12 channels, includes sample and hold function, with sweep mode 8-bit resolution x 2 circuits * 2 circuits (shared with voltage monitor 1 and voltage monitor 2) * External reference voltage input available 2 circuits * Programming and erasure voltage: VCC = 2.7 to 5.5 V * Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) * Program security: ROM code protect, ID code check * Debug functions: On-chip debug, on-board flash rewrite function * Background operation (BGO) function f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V) Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 A (VCC = 3.0 V, stop mode) -20 to 85C (N version) -40 to 85C (D version) (1) 48-pin LQFP Package code: PLQP0048KB-A (previous code: 48P6Q-A)
Synchronous Serial Communication Unit (SSU) I2C bus LIN Module A/D Converter D/A Converter Comparator A Comparator B Flash Memory
Operating Frequency/Supply Voltage Current consumption
Operating Ambient Temperature Package
Note: 1. Specify the D version if D version functions are to be used.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 3 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
1. Overview
1.2
Product List
Table 1.3 lists Product List for R8C/34M Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/34M Group. Table 1.3 Product List for R8C/34M Group ROM Capacity Program ROM Data flash 16 Kbytes 1 Kbyte x 4 24 Kbytes 1 Kbyte x 4 32 Kbytes 1 Kbyte x 4 16 Kbytes 1 Kbyte x 4 24 Kbytes 1 Kbyte x 4 32 Kbytes 1 Kbyte x 4 RAM Capacity 1.5 Kbytes 2 Kbytes 2.5 Kbytes 1.5 Kbytes 2 Kbytes 2.5 Kbytes Current of Feb 2011 Package Type PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A Remarks N version
Part No. R5F21344MNFP (D) R5F21345MNFP (D) R5F21346MNFP (D) R5F21344MDFP (D) R5F21345MDFP (D) R5F21346MDFP (D)
D version
(D): Under development
Part No.
R 5 F 21 34 6 M N FP
Package type: FP: PLQP0048KB-A (0.5 mm pin-pitch, 7 mm square body) Classification N: Operating ambient temperature -20C to 85C D: Operating ambient temperature -40C to 85C ROM capacity 4: 16 KB 5: 24 KB 6: 32 KB R8C/34M Group R8C/3x Series Memory type F: Flash memory Renesas MCU Renesas semiconductor
Figure 1.1
Part Number, Memory Size, and Package of R8C/34M Group
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 4 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
1. Overview
1.3
Block Diagram
Figure 1.2 shows a Block Diagram.
8
8
8
6
5
1
8
I/O ports
Port P0
Port P1
Port P2
Port P3
Port P4
Port P6
Peripheral functions
Timers Timer RA (8 bits x 1) Timer RB (8 bits x 1) Timer RC (16 bits x 1) Timer RD (16 bits x 2) Timer RE (8 bits x 1) UART or clock synchronous serial I/O (8 bits x 3) I2C bus or SSU (8 bits x 1) System clock generation circuit XIN-XOUT High-speed on-chip oscillator Low-speed on-chip oscillator XCIN-XCOUT
LIN module Watchdog timer (14 bits) A/D converter (10 bits x 12 channels) D/A converter (8 bits x 2) Low-speed on-chip oscillator for watchdog timer Comparator A Voltage detection circuit Comparator B DTC
R8C CPU core
R0H R1H R2 R3 A0 A1 FB R0L R1L SB USP ISP INTB PC FLG
Memory
ROM (1)
RAM (2)
Multiplier
Notes: 1. ROM size varies with MCU type. 2. RAM size varies with MCU type.
Figure 1.2
Block Diagram
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 5 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
1. Overview
1.4
Pin Assignment
Figure 1.3 shows the Pin Assignment (Top View). Tables 1.4 and 1.5 outline the Pin Name Information by Pin Number.
P1_1/AN9/LVCMP2/KI1(/TRCIOA/TRCTRG)
P1_3/AN11/LVCOUT1/Kl3/TRBO(/TRCIOC)
P1_0/AN8/LVCMP1/KI0(/TRCIOD)
P6_5/INT4(/CLK1/CLK2/TRCIOB)
27
P6_6/INT2(/TXD2/SDA2/TRCIOC)
26
P1_2/AN10/LVREF/Kl2(/TRCIOB)
P1_6/LVCOUT2/IVREF1(/CLK0)
P4_5/ADTRG/INT0(/RXD2/SCL2)
P1_7/IVCMP1/INT1(/TRAIO)
P1_4(/TRCCLK/TXD0)
P1_5(/INT1/RXD0/TRAIO)
36
35
34
33
32
31
30
29
28
P0_7/AN0/DA1(/TRCIOC) P0_6/AN1/DA0(/TRCIOD) P0_5/AN2(/TRCIOB) P0_4/AN3/TREO(/TRCIOB) P0_3/AN4(/CLK1/TRCIOB) P0_2/AN5(/RXD1/TRCIOA/TRCTRG) P0_1/AN6(/TXD1/TRCIOA/TRCTRG) P0_0/AN7(/TRCIOA/TRCTRG) P6_4(/RXD1) P6_3(/TXD1) P6_2(/CLK1) P6_1
37 38 39 40 41 42 43 44 45 46 47 48 1 2 3 4 5 6 7 8 9 10 11 12
P6_7(/INT3/TRCIOD)
25 24 23 22 21 20
R8C/34M Group
PLQP0048KB-A(48P6Q-A) (top view)
19 18 17 16 15 14 13
P3_1(/TRBO) P2_0(/INT1/TRCIOB/TRDIOA0/TRDCLK) P2_1(/TRCIOC/TRDIOC0) P2_2(/TRCIOD/TRDIOB0) P2_3(/TRDIOD0) P2_4(/TRDIOA1) P2_5(/TRDIOB1) P2_6(/TRDIOC1) P2_7(/TRDIOD1) P3_3/IVCMP3/INT3/SCS(/CTS2/RTS2/TRCCLK) P3_4/IVREF3/SSI(/RXD2/SCL2/TXD2/SDA2/TRCIOC) P3_5/SCL/SSCK(/CLK2/TRCIOD)
P6_0(/TREO)
P3_0(/TRAO)
P4_4(/XCOUT)
P4_3(/XCIN)
P4_2/VREF
Notes: 1. Can be assigned to the pin in parentheses by a program. 2. Confirm the pin 1 position on the package by referring to the package dimensions.
Figure 1.3
Pin Assignment (Top View)
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
P3_7/SDA/SSO/TRAO(/RXD2/TXD2/SCL2/SDA2)
P4_7/XOUT
RESET
MODE
VSS/AVSS
P4_6/XIN
VCC/AVCC
Page 6 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
1. Overview
Table 1.4
Pin Name Information by Pin Number (1)
I/O Pin Functions for Peripheral Modules A/D Converter, D/A Converter, Comparator A, Comparator B
Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
Control Pin
Port
Interrupt
Timer (TREO) (TRAO)
Serial Interface
SSU
I2C bus
P6_0 P3_0 P4_2 MODE (XCIN) (XCOUT) RESET XOUT VSS/AVSS XIN VCC/AVCC P4_3 P4_4 P4_7 P4_6 P3_7 P3_5 P3_4 P3_3 P2_7 P2_6 P2_5 P2_4 P2_3 P2_2 P2_1 P2_0 (INT1) INT3
VREF
TRAO (TRCIOD) (TRCIOC) (TRCCLK) (TRDIOD1) (TRDIOC1) (TRDIOB1) (TRDIOA1) (TRDIOD0) (TRCIOD/ TRDIOB0) (TRCIOC/ TRDIOC0) (TRCIOB/ TRDIOA0/ TRDCLK) (TRBO) (TRCIOD) (TRCIOC) (TRCIOB) (TRAIO) (TRAIO) (TRCCLK) TRBO/ (TRCIOC) (TRCIOB) (TRCIOA/ TRCTRG)
(RXD2/SCL2/ SSO SDA TXD2/SDA2) (CLK2) SSCK SCL (RXD2/SCL2/ SSI TXD2/SDA2) (CTS2/RTS2) SCS
IVREF3 IVCMP3
24 25 26 27 28 29 30 31 32 33 34 35
P3_1 P6_7 P6_6 P6_5 P4_5 P1_7 P1_6 P1_5 P1_4 P1_3 P1_2 P1_1
(INT3) INT2 INT4 INT0 INT1 (INT1) KI3 KI2 KI1
(TXD2/SDA2) (CLK1/CLK2) (RXD2/SCL2) (CLK0) (RXD0) (TXD0) AN11/LVCOUT1 AN10/LVREF AN9/LVCMP2 ADTRG IVCMP1 LVCOUT2/IVREF1
Note: 1. Can be assigned to the pin in parentheses by a program.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 7 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
1. Overview
Table 1.5
Pin Name Information by Pin Number (2)
I/O Pin Functions for Peripheral Modules A/D Converter, D/A Converter, Comparator A, Comparator B AN8/LVCMP1 AN0/DA1 AN1/DA0 AN2 AN3 (CLK1) (RXD1) (TXD1) AN4 AN5 AN6 AN7 (RXD1) (TXD1) (CLK1)
Pin Number 36 37 38 39 40 41 42 43 44 45 46 47 48
Control Pin
Port
Interrupt
Timer (TRCIOD) (TRCIOC) (TRCIOD) (TRCIOB) TREO (/TRCIOB) (TRCIOB) (TRCIOA/ TRCTRG) (TRCIOA/ TRCTRG) (TRCIOA/ TRCTRG)
Serial Interface
SSU
I2C bus
P1_0 P0_7 P0_6 P0_5 P0_4 P0_3 P0_2 P0_1 P0_0 P6_4 P6_3 P6_2 P6_1
KI0
Note: 1. Can be assigned to the pin in parentheses by a program.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 8 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
1. Overview
1.5
Pin Functions
Tables 1.6 and 1.7 list Pin Functions. Table 1.6 Pin Functions (1)
Pin Name VCC, VSS AVCC, AVSS RESET MODE XIN XOUT XCIN XCOUT INT0 to INT4 KI0 to KI3 TRAIO TRAO TRBO TRCCLK TRCTRG TRCIOA, TRCIOB, TRCIOC, TRCIOD TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 TRDCLK TREO CLK0, CLK1, CLK2 RXD0, RXD1, RXD2 TXD0, TXD1, TXD2 CTS2 RTS2 SCL2 SDA2 I2C bus SSU SCL SDA SSI SCS SSCK SSO I/O Type Description - Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. - Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. I Input "L" on this pin resets the MCU. I I I/O I O I I I/O O O I I I/O I/O Connect this pin to VCC via a resistor. These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins (1). To use an external clock, input it to the XOUT pin and leave the XIN pin open. These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins (1). To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. INT interrupt input pins. INT0 is timer RB, RC and RD input pin. Key input interrupt input pins Timer RA I/O pin Timer RA output pin Timer RB output pin External clock input pin External trigger input pin Timer RC I/O pins Timer RD I/O pins
Item Power supply input Analog power supply input Reset input MODE XIN clock input XIN clock output XCIN clock input XCIN clock output INT interrupt input Key input interrupt Timer RA Timer RB Timer RC
Timer RD
Timer RE Serial interface
I O I/O I O I O I/O I/O I/O I/O I/O I/O I/O I/O
External clock input pin Divided clock output pin Transfer clock I/O pins Serial data input pins Serial data output pins Transmission control input pin Reception control output pin I2C mode clock I/O pin I2C mode data I/O pin Clock I/O pin Data I/O pin Data I/O pin Chip-select signal I/O pin Clock I/O pin Data I/O pin
I: Input O: Output I/O: Input and output Note: 1. Refer to the oscillator manufacturer for oscillation characteristics.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 9 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
1. Overview
Table 1.7
Item
Pin Functions (2)
Pin Name VREF AN0 to AN11 ADTRG DA0, DA1 LVCMP1, LVCMP2 LVREF LVCOUT1, LVCOUT2 I/O Type I I I O I I O I I I/O Description Reference voltage input pin to A/D converter and D/A converter Analog input pins to A/D converter A/D external trigger input pin D/A converter output pins Comparator A analog voltage input pins Comparator A reference voltage input pin Comparator A output pins Comparator B analog voltage input pins Comparator B reference voltage input pins CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports. Input-only port
Reference voltage input A/D converter D/A converter Comparator A
Comparator B I/O port
IVCMP1, IVCMP3 IVREF1, IVREF3 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, P6_0 to P6_7 P4_2
Input port I: Input
I I/O: Input and output
O: Output
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 10 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
2. Central Processing Unit (CPU)
2.
Central Processing Unit (CPU)
Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.
b31
b15
b8b7
b0
R2 R3
R0H (high-order of R0) R0L (low-order of R0) R1H (high-order of R1) R1L (low-order of R1) Data registers (1)
R2 R3 A0 A1 FB
b19 b15 b0
Address registers (1) Frame base register (1)
INTBH
INTBL
Interrupt table register
The 4 high order bits of INTB are INTBH and the 16 low order bits of INTB are INTBL.
b19 b0
PC
Program counter
b15
b0
USP ISP SB
b15 b0
User stack pointer Interrupt stack pointer Static base register
FLG
b15 b8 b7 b0
Flag register
IPL
U I OBSZDC
Carry flag Debug flag Zero flag Sign flag Register bank select flag Overflow flag Interrupt enable flag Stack pointer select flag Reserved bit Processor interrupt priority level Reserved bit
Note: 1. These registers comprise a register bank. There are two register banks.
Figure 2.1
CPU Registers
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 11 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
2. Central Processing Unit (CPU)
2.1
Data Registers (R0, R1, R2, and R3)
R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.
2.2
Address Registers (A0 and A1)
A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).
2.3
Frame Base Register (FB)
FB is a 16-bit register for FB relative addressing.
2.4
Interrupt Table Register (INTB)
INTB is a 20-bit register that indicates the starting address of an interrupt vector table.
2.5
Program Counter (PC)
PC is 20 bits wide and indicates the address of the next instruction to be executed.
2.6
User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.
2.7
Static Base Register (SB)
SB is a 16-bit register for SB relative addressing.
2.8
Flag Register (FLG)
FLG is an 11-bit register indicating the CPU state.
2.8.1
Carry Flag (C)
The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.
2.8.2
Debug Flag (D)
The D flag is for debugging only. Set it to 0.
2.8.3
Zero Flag (Z)
The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.
2.8.4
Sign Flag (S)
The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.
2.8.5
Register Bank Select Flag (B)
Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.
2.8.6
Overflow Flag (O)
The O flag is set to 1 when an operation results in an overflow; otherwise to 0.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 12 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
2. Central Processing Unit (CPU)
2.8.7
Interrupt Enable Flag (I)
The I flag enables maskable interrupts. Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.
2.8.8
Stack Pointer Select Flag (U)
ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.
2.8.9
Processor Interrupt Priority Level (IPL)
IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.
2.8.10
Reserved Bit
If necessary, set to 0. When read, the content is undefined.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 13 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
3. Memory
3.
3.1
Memory
R8C/34M Group
Figure 3.1 is a Memory Map of R8C/34M Group. The R8C/34M Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh. The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here. The internal ROM (data flash) is allocated addresses 03000h to 03FFFh. The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged. Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.
00000h
002FFh 00400h
SFR (Refer to 4. Special Function Registers (SFRs))
Internal RAM
0XXXXh
0FFD8h
Reserved area
0FFDCh
02C00h 02FFFh 03000h
SFR (Refer to 4. Special Function Registers (SFRs))
Internal ROM (data flash) (1) 03FFFh 0YYYYh
Undefined instruction Overflow BRK instruction Address match Single step
Watchdog timer, oscillation stop detection, voltage monitor
Internal ROM (program ROM)
0FFFFh
0FFFFh
Address break (Reserved) Reset
Internal ROM (program ROM)
ZZZZZh FFFFFh
Notes: 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte). 2. The blank areas are reserved and cannot be accessed by users. Internal ROM Part Number R5F21344MNFP, R5F21344MDFP R5F21345MNFP, R5F21345MDFP R5F21346MNFP, R5F21346MDFP Size 16 Kbytes 24 Kbytes 32 Kbytes Address 0YYYYh 0C000h 0A000h 08000h Address ZZZZZh - - - Size 1.5 Kbytes 2 Kbytes 2.5 Kbytes Internal RAM Address 0XXXXh 009FFh 00BFFh 00DFFh
Figure 3.1
Memory Map of R8C/34M Group
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 14 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
4.
Special Function Registers (SFRs)
An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area. Table 4.1
Address 0000h 0001h 0002h 0003h 0004h 0005h 0006h 0007h 0008h 0009h 000Ah 000Bh 000Ch 000Dh 000Eh 000Fh 0010h 0011h 0012h 0013h 0014h 0015h 0016h 0017h 0018h 0019h 001Ah 001Bh 001Ch 001Dh 001Eh 001Fh 0020h 0021h 0022h 0023h 0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h
SFR Information (1) (1)
Register Symbol After Reset
Processor Mode Register 0 Processor Mode Register 1 System Clock Control Register 0 System Clock Control Register 1 Module Standby Control Register System Clock Control Register 3 Protect Register Reset Source Determination Register Oscillation Stop Detection Register Watchdog Timer Reset Register Watchdog Timer Start Register Watchdog Timer Control Register
PM0 PM1 CM0 CM1 MSTCR CM3 PRCR RSTFR OCD WDTR WDTS WDTC
00h 00h 00101000b 00100000b 00h 00h 00h 0XXXXXXXb (2) 00000100b XXh XXh 00111111b
High-Speed On-Chip Oscillator Control Register 7
FRA7
When shipping
Count Source Protection Mode Register
CSPR
00h 10000000b (3)
High-Speed On-Chip Oscillator Control Register 0 High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6
FRA0 FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6
00h When shipping 00h 00h 00h When shipping When shipping When shipping
High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit/Comparator A Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2
FRA3 CMPA VCAC VCA1 VCA2
When shipping 00h 00h 00001000b 00h (4) 00100000b (5) 00000111b 1100X010b (4) 1100X011b (5) 10001010b
Voltage Detection 1 Level Select Register Voltage Monitor 0 Circuit Control Register
VD1LS VW0C
0039h Voltage Monitor 1 Circuit Control Register VW1C X: Undefined Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit. 3. The CSPROINI bit in the OFS register is set to 0. 4. The LVDAS bit in the OFS register is set to 1. 5. The LVDAS bit in the OFS register is set to 0.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 15 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.2
SFR Information (2) (1)
Symbol VW2C After Reset 10000010b
Address Register 003Ah Voltage Monitor 2 Circuit Control Register 003Bh 003Ch 003Dh 003Eh 003Fh 0040h 0041h Flash Memory Ready Interrupt Control Register 0042h 0043h 0044h 0045h 0046h INT4 Interrupt Control Register 0047h Timer RC Interrupt Control Register 0048h Timer RD0 Interrupt Control Register 0049h Timer RD1 Interrupt Control Register 004Ah Timer RE Interrupt Control Register 004Bh UART2 Transmit Interrupt Control Register 004Ch UART2 Receive Interrupt Control Register 004Dh Key Input Interrupt Control Register 004Eh A/D Conversion Interrupt Control Register 004Fh SSU Interrupt Control Register / IIC bus Interrupt Control Register (2) 0050h 0051h UART0 Transmit Interrupt Control Register 0052h UART0 Receive Interrupt Control Register 0053h UART1 Transmit Interrupt Control Register 0054h UART1 Receive Interrupt Control Register 0055h INT2 Interrupt Control Register 0056h Timer RA Interrupt Control Register 0057h 0058h Timer RB Interrupt Control Register 0059h INT1 Interrupt Control Register 005Ah INT3 Interrupt Control Register 005Bh 005Ch 005Dh INT0 Interrupt Control Register 005Eh UART2 Bus Collision Detection Interrupt Control Register 005Fh 0060h 0061h 0062h 0063h 0064h 0065h 0066h 0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 006Eh 006Fh 0070h 0071h 0072h Voltage Monitor 1/Comparator A1 Interrupt Control Register 0073h Voltage Monitor 2/Comparator A2 Interrupt Control Register 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch 007Dh 007Eh 007Fh X: Undefined Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register.
FMRDYIC
XXXXX000b
INT4IC TRCIC TRD0IC TRD1IC TREIC S2TIC S2RIC KUPIC ADIC SSUIC / IICIC S0TIC S0RIC S1TIC S1RIC INT2IC TRAIC TRBIC INT1IC INT3IC
XX00X000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XX00X000b XXXXX000b XXXXX000b XX00X000b XX00X000b
INT0IC U2BCNIC
XX00X000b XXXXX000b
VCMP1IC VCMP2IC
XXXXX000b XXXXX000b
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 16 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.3
Address 0080h 0081h 0082h 0083h 0084h 0085h 0086h 0087h 0088h 0089h 008Ah 008Bh 008Ch 008Dh 008Eh 008Fh 0090h 0091h 0092h 0093h 0094h 0095h 0096h 0097h 0098h 0099h 009Ah 009Bh 009Ch 009Dh 009Eh 009Fh 00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh 00BDh 00BEh 00BFh
SFR Information (3) (1)
Register DTC Activation Control Register Symbol DTCTL After Reset 00h
DTC Activation Enable Register 0 DTC Activation Enable Register 1 DTC Activation Enable Register 2 DTC Activation Enable Register 3 DTC Activation Enable Register 4 DTC Activation Enable Register 5 DTC Activation Enable Register 6
DTCEN0 DTCEN1 DTCEN2 DTCEN3 DTCEN4 DTCEN5 DTCEN6
00h 00h 00h 00h 00h 00h 00h
UART0 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register UART2 Transmit/Receive Mode Register UART2 Bit Rate Register UART2 Transmit Buffer Register UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register
U0MR U0BRG U0TB U0C0 U0C1 U0RB U2MR U2BRG U2TB U2C0 U2C1 U2RB URXDF
00h XXh XXh XXh 00001000b 00000010b XXh XXh 00h XXh XXh XXh 00001000b 00000010b XXh XXh 00h
UART2 Special Mode Register 5 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register
U2SMR5 U2SMR4 U2SMR3 U2SMR2 U2SMR
00h 00h 000X0X0Xb X0000000b X0000000b
X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 17 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.4
Address 00C0h 00C1h 00C2h 00C3h 00C4h 00C5h 00C6h 00C7h 00C8h 00C9h 00CAh 00CBh 00CCh 00CDh 00CEh 00CFh 00D0h 00D1h 00D2h 00D3h 00D4h 00D5h 00D6h 00D7h 00D8h 00D9h 00DAh 00DBh 00DCh 00DDh 00DEh 00DFh 00E0h 00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00EAh 00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FCh 00FDh 00FEh 00FFh
SFR Information (4) (1)
Register A/D Register 0 A/D Register 1 A/D Register 2 A/D Register 3 A/D Register 4 A/D Register 5 A/D Register 6 A/D Register 7 AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 Symbol After Reset XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb
A/D Mode Register A/D Input Select Register A/D Control Register 0 A/D Control Register 1 D/A0 Register D/A1 Register
ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1
00h 11000000b 00h 00h 00h 00h
D/A Control Register
DACON
00h
Port P0 Register Port P1 Register Port P0 Direction Register Port P1 Direction Register Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P4 Direction Register Port P6 Register Port P6 Direction Register
P0 P1 PD0 PD1 P2 P3 PD2 PD3 P4 PD4 P6 PD6
XXh XXh 00h 00h XXh XXh 00h 00h XXh 00h XXh 00h
X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 18 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.5
Address 0100h 0101h 0102h 0103h 0104h 0105h 0106h 0107h 0108h 0109h 010Ah 010Bh 010Ch 010Dh 010Eh 010Fh 0110h 0111h 0112h 0113h 0114h 0115h 0116h 0117h 0118h 0119h 011Ah 011Bh 011Ch 011Dh 011Eh 011Fh 0120h 0121h 0122h 0123h 0124h 0125h 0126h 0127h 0128h 0129h 012Ah 012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch 013Dh 013Eh 013Fh Note: 1.
SFR Information (5) (1)
Register Timer RA Control Register Timer RA I/O Control Register Timer RA Mode Register Timer RA Prescaler Register Timer RA Register LIN Control Register 2 LIN Control Register LIN Status Register Timer RB Control Register Timer RB One-Shot Control Register Timer RB I/O Control Register Timer RB Mode Register Timer RB Prescaler Register Timer RB Secondary Register Timer RB Primary Register Symbol TRACR TRAIOC TRAMR TRAPRE TRA LINCR2 LINCR LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC TRBPR After Reset 00h 00h 00h FFh FFh 00h 00h 00h 00h 00h 00h 00h FFh FFh FFh
Timer RE Second Data Register / Counter Data Register Timer RE Minute Data Register / Compare Data Register Timer RE Hour Data Register Timer RE Day of Week Data Register Timer RE Control Register 1 Timer RE Control Register 2 Timer RE Count Source Select Register Timer RC Mode Register Timer RC Control Register 1 Timer RC Interrupt Enable Register Timer RC Status Register Timer RC I/O Control Register 0 Timer RC I/O Control Register 1 Timer RC Counter Timer RC General Register A Timer RC General Register B Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register Timer RC Trigger Control Register Timer RD Control Expansion Register Timer RD Trigger Control Register Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register Timer RD Digital Filter Function Select Register 0 Timer RD Digital Filter Function Select Register 1
TRESEC TREMIN TREHR TREWK TRECR1 TRECR2 TRECSR TRCMR TRCCR1 TRCIER TRCSR TRCIOR0 TRCIOR1 TRC TRCGRA TRCGRB TRCGRC TRCGRD TRCCR2 TRCDF TRCOER TRCADCR TRDECR TRDADCR TRDSTR TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2 TRDOCR TRDDF0 TRDDF1
00h 00h 00h 00h 00h 00h 00001000b 01001000b 00h 01110000b 01110000b 10001000b 10001000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh 00011000b 00h 01111111b 00h 00h 00h 11111100b 00001110b 10001000b 10000000b FFh 01111111b 00h 00h 00h
The blank areas are reserved and cannot be accessed by users.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 19 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.6
Address 0140h 0141h 0142h 0143h 0144h 0145h 0146h 0147h 0148h 0149h 014Ah 014Bh 014Ch 014Dh 014Eh 014Fh 0150h 0151h 0152h 0153h 0154h 0155h 0156h 0157h 0158h 0159h 015Ah 015Bh 015Ch 015Dh 015Eh 015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Eh 017Fh
SFR Information (6) (1)
Register Timer RD Control Register 0 Timer RD I/O Control Register A0 Timer RD I/O Control Register C0 Timer RD Status Register 0 Timer RD Interrupt Enable Register 0 Timer RD PWM Mode Output Level Control Register 0 Timer RD Counter 0 Timer RD General Register A0 Timer RD General Register B0 Timer RD General Register C0 Timer RD General Register D0 Timer RD Control Register 1 Timer RD I/O Control Register A1 Timer RD I/O Control Register C1 Timer RD Status Register 1 Timer RD Interrupt Enable Register 1 Timer RD PWM Mode Output Level Control Register 1 Timer RD Counter 1 Timer RD General Register A1 Timer RD General Register B1 Timer RD General Register C1 Timer RD General Register D1 UART1 Transmit/Receive Mode Register UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register Symbol TRDCR0 TRDIORA0 TRDIORC0 TRDSR0 TRDIER0 TRDPOCR0 TRD0 TRDGRA0 TRDGRB0 TRDGRC0 TRDGRD0 TRDCR1 TRDIORA1 TRDIORC1 TRDSR1 TRDIER1 TRDPOCR1 TRD1 TRDGRA1 TRDGRB1 TRDGRC1 TRDGRD1 U1MR U1BRG U1TB U1C0 U1C1 U1RB After Reset 00h 10001000b 10001000b 11100000b 11100000b 11111000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh 00h 10001000b 10001000b 11000000b 11100000b 11111000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh 00h XXh XXh XXh 00001000b 00000010b XXh XXh
X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 20 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.7
Address 0180h 0181h 0182h 0183h 0184h 0185h 0186h 0187h 0188h 0189h 018Ah 018Bh 018Ch 018Dh 018Eh 018Fh 0190h 0191h 0192h 0193h 0194h 0195h 0196h 0197h 0198h 0199h 019Ah 019Bh 019Ch 019Dh 019Eh 019Fh 01A0h 01A1h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh 01BEh 01BFh
SFR Information (7) (1)
Register Timer RA Pin Select Register Timer RB/RC Pin Select Register Timer RC Pin Select Register 0 Timer RC Pin Select Register 1 Timer RD Pin Select Register 0 Timer RD Pin Select Register 1 Timer Pin Select Register UART0 Pin Select Register UART1 Pin Select Register UART2 Pin Select Register 0 UART2 Pin Select Register 1 SSU/IIC Pin Select Register INT Interrupt Input Pin Select Register I/O Function Pin Select Register Symbol TRASR TRBRCSR TRCPSR0 TRCPSR1 TRDPSR0 TRDPSR1 TIMSR U0SR U1SR U2SR0 U2SR1 SSUIICSR INTSR PINSR After Reset 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h
SS Bit Counter Register SS Transmit Data Register L / IIC bus Transmit Data Register (2) SS Transmit Data Register H (2) SS Receive Data Register L / IIC bus Receive Data Register (2) SS Receive Data Register H (2) SS Control Register H / IIC bus Control Register 1 (2) SS Control Register L / IIC bus Control Register 2 (2) SS Mode Register / IIC bus Mode Register (2) SS Enable Register / IIC bus Interrupt Enable Register (2) SS Status Register / IIC bus Status Register (2) SS Mode Register 2 / Slave Address Register (2)
SSBR SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH / ICCR1 SSCRL / ICCR2 SSMR / ICMR SSER / ICIER SSSR / ICSR SSMR2 / SAR
11111000b FFh FFh FFh FFh 00h 01111101b 00010000b / 00011000b 00h 00h / 0000X000b 00h
Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2
FST FMR0 FMR1 FMR2
10000X00b 00h 00h 00h
X: Undefined Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 21 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.8
Address 01C0h 01C1h 01C2h 01C3h 01C4h 01C5h 01C6h 01C7h 01C8h 01C9h 01CAh 01CBh 01CCh 01CDh 01CEh 01CFh 01D0h 01D1h 01D2h 01D3h 01D4h 01D5h 01D6h 01D7h 01D8h 01D9h 01DAh 01DBh 01DCh 01DDh 01DEh 01DFh 01E0h 01E1h 01E2h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh 01FDh 01FEh 01FFh
SFR Information (8) (1)
Register Address Match Interrupt Register 0 Symbol RMAD0 After Reset XXh XXh 0000XXXXb 00h XXh XXh 0000XXXXb 00h
Address Match Interrupt Enable Register 0 Address Match Interrupt Register 1
AIER0 RMAD1
Address Match Interrupt Enable Register 1
AIER1
Pull-Up Control Register 0 Pull-Up Control Register 1
PUR0 PUR1
00h 00h
Port P1 Drive Capacity Control Register Port P2 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0 External Input Enable Register 1 INT Input Filter Select Register 0 INT Input Filter Select Register 1 Key Input Enable Register 0
P1DRR P2DRR DRR0 DRR1 VLT0 VLT1 INTCMP INTEN INTEN1 INTF INTF1 KIEN
00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h
X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 22 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.9
Address 2C00h 2C01h 2C02h 2C03h 2C04h 2C05h 2C06h 2C07h 2C08h 2C09h 2C0Ah : : 2C3Ah 2C3Bh 2C3Ch 2C3Dh 2C3Eh 2C3Fh 2C40h 2C41h 2C42h 2C43h 2C44h 2C45h 2C46h 2C47h 2C48h 2C49h 2C4Ah 2C4Bh 2C4Ch 2C4Dh 2C4Eh 2C4Fh 2C50h 2C51h 2C52h 2C53h 2C54h 2C55h 2C56h 2C57h 2C58h 2C59h 2C5Ah 2C5Bh 2C5Ch 2C5Dh 2C5Eh 2C5Fh 2C60h 2C61h 2C62h 2C63h 2C64h 2C65h 2C66h 2C67h 2C68h 2C69h 2C6Ah 2C6Bh 2C6Ch 2C6Dh 2C6Eh 2C6Fh
SFR Information (9) (1)
Register DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Control Data 0 Symbol XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh After Reset
DTCD0
DTC Control Data 1
DTCD1
DTC Control Data 2
DTCD2
DTC Control Data 3
DTCD3
DTC Control Data 4
DTCD4
DTC Control Data 5
DTCD5
X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 23 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.10
Address 2C70h 2C71h 2C72h 2C73h 2C74h 2C75h 2C76h 2C77h 2C78h 2C79h 2C7Ah 2C7Bh 2C7Ch 2C7Dh 2C7Eh 2C7Fh 2C80h 2C81h 2C82h 2C83h 2C84h 2C85h 2C86h 2C87h 2C88h 2C89h 2C8Ah 2C8Bh 2C8Ch 2C8Dh 2C8Eh 2C8Fh 2C90h 2C91h 2C92h 2C93h 2C94h 2C95h 2C96h 2C97h 2C98h 2C99h 2C9Ah 2C9Bh 2C9Ch 2C9Dh 2C9Eh 2C9Fh 2CA0h 2CA1h 2CA2h 2CA3h 2CA4h 2CA5h 2CA6h 2CA7h 2CA8h 2CA9h 2CAAh 2CABh 2CACh 2CADh 2CAEh 2CAFh
SFR Information (10) (1)
Register DTC Control Data 6 Symbol DTCD6 After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh
DTC Control Data 7
DTCD7
DTC Control Data 8
DTCD8
DTC Control Data 9
DTCD9
DTC Control Data 10
DTCD10
DTC Control Data 11
DTCD11
DTC Control Data 12
DTCD12
DTC Control Data 13
DTCD13
X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 24 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.11
Address 2CB0h 2CB1h 2CB2h 2CB3h 2CB4h 2CB5h 2CB6h 2CB7h 2CB8h 2CB9h 2CBAh 2CBBh 2CBCh 2CBDh 2CBEh 2CBFh 2CC0h 2CC1h 2CC2h 2CC3h 2CC4h 2CC5h 2CC6h 2CC7h 2CC8h 2CC9h 2CCAh 2CCBh 2CCCh 2CCDh 2CCEh 2CCFh 2CD0h 2CD1h 2CD2h 2CD3h 2CD4h 2CD5h 2CD6h 2CD7h 2CD8h 2CD9h 2CDAh 2CDBh 2CDCh 2CDDh 2CDEh 2CDFh 2CE0h 2CE1h 2CE2h 2CE3h 2CE4h 2CE5h 2CE6h 2CE7h 2CE8h 2CE9h 2CEAh 2CEBh 2CECh 2CEDh 2CEEh 2CEFh
SFR Information (11) (1)
Register DTC Control Data 14 Symbol DTCD14 After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh
DTC Control Data 15
DTCD15
DTC Control Data 16
DTCD16
DTC Control Data 17
DTCD17
DTC Control Data 18
DTCD18
DTC Control Data 19
DTCD19
DTC Control Data 20
DTCD20
DTC Control Data 21
DTCD21
X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 25 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
4. Special Function Registers (SFRs)
Table 4.12
Address 2CF0h 2CF1h 2CF2h 2CF3h 2CF4h 2CF5h 2CF6h 2CF7h 2CF8h 2CF9h 2CFAh 2CFBh 2CFCh 2CFDh 2CFEh 2CFFh 2D00h : 2FFFh
SFR Information (12) (1)
Register DTC Control Data 22 Symbol DTCD22 After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh
DTC Control Data 23
DTCD23
X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.
Table 4.13
Address : FFDBh : FFDFh : FFE3h : FFEBh : FFEFh : FFF3h : FFF7h : FFFBh : FFFFh Notes: 1.
ID Code Areas and Option Function Select Area
Area Name Option Function Select Register 2 ID1 ID2 ID3 ID4 ID5 ID6 ID7 Option Function Select Register OFS OFS2 Symbol After Reset (Note 1) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 1)
2.
The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh. When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 26 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
5.
Electrical Characteristics
Table 5.1
Symbol VCC/AVCC VI VO Pd Topr Tstg Input voltage Output voltage Power dissipation Operating ambient temperature Storage temperature -40C Topr 85C
Absolute Maximum Ratings
Parameter Supply voltage Condition Rated Value -0.3 to 6.5 -0.3 to VCC + 0.3 -0.3 to VCC + 0.3 500 -20 to 85 (N version) / -40 to 85 (D version) -65 to 150 Unit V V V mW C C
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 27 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.2
Symbol
Recommended Operating Conditions
Parameter Conditions Standard Min. 1.8 - Other than CMOS input CMOS Input level Input level selection input switching : 0.35 VCC function (I/O port) Input level selection : 0.5 VCC Input level selection : 0.7 VCC External clock input (XOUT) 4.0 V VCC 5.5 V 0.8 VCC 0.5 VCC 2.7 V VCC < 4.0 V 0.55 VCC 1.8 V VCC < 2.7 V 0.65 VCC 4.0 V VCC 5.5 V 2.7 V VCC < 4.0 V 1.8 V VCC < 2.7 V 4.0 V VCC 5.5 V 0.65 VCC 0.7 VCC 0.8 VCC 0.85 VCC Typ. - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 32.768 - - - - - - - Max. 5.5 - VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC 0.2 VCC 0.2 VCC 0.2 VCC 0.2 VCC 0.4 VCC 0.3 VCC 0.2 VCC 0.55 VCC 0.45 VCC 0.35 VCC 0.4 -160 -80 -10 -40 -5 -20 160 80 10 40 5 20 20 5 50 40 20 5 20 5 20 5 Unit V V V V V V V V V V V V V V V V V V V V V V V V mA mA mA mA mA mA mA mA mA mA mA mA MHz MHz kHz MHz MHz MHz MHz MHz MHz MHz
VCC/AVCC Supply voltage VSS/AVSS Supply voltage VIH Input "H" voltage
2.7 V VCC < 4.0 V 0.85 VCC 1.8 V VCC < 2.7 V 0.85 VCC 1.2 0 4.0 V VCC 5.5 V 2.7 V VCC < 4.0 V 1.8 V VCC < 2.7 V 4.0 V VCC 5.5 V 2.7 V VCC < 4.0 V 1.8 V VCC < 2.7 V 4.0 V VCC 5.5 V 2.7 V VCC < 4.0 V 1.8 V VCC < 2.7 V 0 0 0 0 0 0 0 0 0 0 - - - - - - - - - - - - 2.7 V VCC 5.5 V 1.8 V VCC < 2.7 V 1.8 V VCC 5.5 V 2.7 V VCC 5.5 V 2.7 V VCC 5.5 V 1.8 V VCC < 2.7 V 2.7 V VCC 5.5 V 1.8 V VCC < 2.7 V 2.7 V VCC 5.5 V 1.8 V VCC < 2.7 V - - TBD 32 - - - - - -
VIL
Input "L" voltage
Other than CMOS input CMOS Input level Input level selection input switching : 0.35 VCC function (I/O port) Input level selection : 0.5 VCC Input level selection : 0.7 VCC External clock input (XOUT)
IOH(sum) IOH(sum) IOH(peak) IOH(avg) IOL(sum) IOL(sum) IOL(peak) IOL(avg) f(XIN) f(XCIN) fOCO-F - f(BCLK)
Peak sum output "H" current Sum of all pins IOH(peak) Average sum output "H" current Sum of all pins IOH(avg) Peak output "H" current Average output "H" current Peak sum output "L" current Peak output "L" current Average output "L" current Drive capacity Low Drive capacity High Drive capacity Low Drive capacity High Sum of all pins IOL(peak) Drive capacity Low Drive capacity High Drive capacity Low Drive capacity High XIN clock input oscillation frequency XCIN clock input oscillation frequency fOCO-F frequency System clock frequency CPU clock frequency Average sum output "L" current Sum of all pins IOL(avg)
fOCO40M When used as the count source for timer RC or timer RD (3)
Notes: 1. VCC = 1.8 to 5.5 V and Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified. 2. The average output current indicates the average value of current measured during 100 ms. 3. fOCO40M can be used as the count source for timer RC or timer RD in the range of VCC = 2.7 V to 5.5V.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 28 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
P0 P1 P2 P3 P4 P6
30pF
Figure 5.1
Ports P0 to P4, P6 Timing Measurement Circuit
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 29 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.3
Symbol
- -
A/D Converter Characteristics
Parameter Resolution Absolute accuracy Conditions Vref = AVCC Vref = AVCC = 5.0 V Vref = AVCC = 3.3 V Vref = AVCC = 3.0 V Vref = AVCC = 2.2 V 8-bit mode Vref = AVCC = 5.0 V Vref = AVCC = 3.3 V Vref = AVCC = 3.0 V Vref = AVCC = 2.2 V Min. - -
- - - - - - -
10-bit mode
AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input
Standard Typ. Max. - 10 - 3
- - - - - - - - - - -
Unit Bit LSB LSB LSB LSB LSB LSB LSB LSB MHz MHz MHz MHz k s s s
A
5 5 5 2 2 2 2 20 16 10 5
- - - - - AVCC Vref
AD
A/D conversion clock
4.0 V Vref = AVCC 5.5 V (2) 3.2 V Vref = AVCC 5.5 V (2) 2.7 V Vref = AVCC 5.5 V (2) 2.2 V Vref = AVCC 5.5 V
(2)
2 2 2 2
- 2.2 2.2 0.8 -
-
tCONV tSAMP IVref Vref VIA
Tolerance level impedance Conversion time 10-bit mode 8-bit mode Sampling time Vref current Reference voltage
Vref = AVCC = 5.0 V, AD = 20 MHz Vref = AVCC = 5.0 V, AD = 20 MHz AD = 20 MHz VCC = 5 V, XIN = f1 = AD = 20 MHz
3 - - - 45 - - 1.34
Analog input voltage (3) OCVREF On-chip reference voltage
2.2 0 2 MHz AD 4 MHz 1.19
V V V
1.49
Notes: 1. VCC/AVCC = Vref = 2.2 to 5.5 V, VSS = 0 V and Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified. 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion. 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 30 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.4
Symbol
- -
D/A Converter Characteristics
Parameter Resolution Absolute accuracy Setup time Output resistor Reference power input current Condition Min. - - - - - Standard Typ. Max. - 8 - 2.5 - 3 6 - - 1.5 Unit Bit LSB s k mA
tsu RO IVref
(Note 2)
Notes: 1. VCC/AVCC = Vref = 2.7 to 5.5 V and Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified. 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.
Table 5.5
Symbol LVREF LVCMP1, LVCMP2 - -
Comparator A Electrical Characteristics
Parameter External reference voltage input range External comparison voltage input range Offset Comparator output delay time
(2)
Condition
Min. 1.4 -0.3
-
Standard Typ. Max. - VCC - VCC + 0.3 50 3 1.5 2 0.5 0.5 200 - - - - -
Unit V V mV s s s s A
-
Comparator operating current
At falling, VI = Vref - 100 mV At falling, VI = Vref - 1 V or below At rising, VI = Vref + 100 mV At rising, VI = Vref + 1 V or above VCC = 5.0 V
- - - - -
Notes: 1. VCC = 2.7 to 5.5 V, Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified. 2. When the digital filter is disabled.
Table 5.6
Symbol Vref VI - td ICMP
Comparator B Electrical Characteristics
Parameter IVREF1, IVREF3 input reference voltage IVCMP1, IVCMP3 input voltage Offset Comparator output delay time (2) Comparator operating current VI = Vref 100 mV VCC = 5.0 V Condition Min. 0 -0.3 - -
-
Standard Typ. Max. - VCC - 1.4 - VCC + 0.3 5 100 0.1 - 17.5
-
Unit V V mV s
A
Notes: 1. VCC = 2.7 to 5.5 V, Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified. 2. When the digital filter is disabled.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 31 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.7
Symbol
- - -
Flash Memory (Program ROM) Electrical Characteristics
Parameter Program/erase endurance (2) Byte program time Block erase time Time delay from suspend request until suspend Interval from erase start/restart until following suspend request Time from suspend until erase restart Time from when command is forcibly stopped until reading is enabled Program, erase voltage Read voltage Program, erase temperature Data hold time (7) Ambient temperature = 55C Conditions Min. 1,000 (3) - - - 0
- -
Standard Typ. - 80 0.3 -
- - - - - - -
Max. -
Unit times
s
td(SR-SUS)
- -
500 - 5+CPU clock x 3 cycles - 30+CPU clock x 1 cycle 30+CPU clock x 1 cycle 5.5 5.5 60 -
s ms
s s s
td(CMDRSTREADY)
- - - -
2.7 1.8 0 20
V V C year
Notes: 1. VCC = 2.7 to 5.5 V and Topr = 0 to 60C, unless otherwise specified. 2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited). 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed). 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number. 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur. 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 7. The data hold time includes time that the power supply is off or the clock is not supplied.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 32 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.8
Symbol
- - - - -
Flash Memory (Data flash Block A to Block D) Electrical Characteristics
Parameter Program/erase endurance (2) Byte program time (program/erase endurance 1,000 times) Byte program time (program/erase endurance > 1,000 times) Block erase time (program/erase endurance 1,000 times) Block erase time (program/erase endurance > 1,000 times) Time delay from suspend request until suspend Interval from erase start/restart until following suspend request Time from suspend until erase restart Time from when command is forcibly stopped until reading is enabled Program, erase voltage Read voltage Program, erase temperature Data hold time (8) Ambient temperature = 55 C Conditions Min.
10,000 (3) - - - - -
Standard Typ. - 160 300 0.2 0.3
- - - - - - - -
Max. - 1,500 1,500 1 1
Unit times
s s
s s ms
s s s
td(SR-SUS)
- -
0
- -
5+CPU clock x 3 cycles - 30+CPU clock x 1 cycle 30+CPU clock x 1 cycle 5.5 5.5 85
-
td(CMDRSTREADY)
- - - -
2.7 1.8
-20 (7)
V V C year
20
Notes: 1. VCC = 2.7 to 5.5 V and Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified. 2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited). 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed). 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number. 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur. 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 7. -40C for D version. 8. The data hold time includes time that the power supply is off or the clock is not supplied.
Suspend request (FMR21 bit)
FST7 bit FST6 bit
Fixed time Clock-dependent time Access restart
td(SR-SUS) FST6, FST7: Bit in FST register FMR21: Bit in FMR2 register
Figure 5.2
Time delay until Suspend
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 33 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.9
Symbol Vdet0
Voltage Detection 0 Circuit Electrical Characteristics
Parameter Voltage detection level Vdet0_0 (2) Voltage detection level Vdet0_1 (2) Voltage detection level Vdet0_2 Voltage detection level Vdet0_3
(2) (2)
Condition
Min. 1.80 2.15 2.70 3.55
Standard Typ. Max. 1.90 2.35 2.85 3.80 6 1.5 - 2.05 2.50 3.05 4.05 150
- 100
Unit V V V V
s A s
- - td(E-A)
Voltage detection 0 circuit response time (4) Voltage detection circuit self power consumption Waiting time until voltage detection circuit operation starts (3)
At the falling of VCC from 5 V to (Vdet0_0 - 0.1) V VCA25 = 1, VCC = 5.0 V
- - -
Notes: 1. The measurement condition is VCC = 1.8 V to 5.5 V and Topr = -20 to 85C (N version) / -40 to 85C (D version). 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register. 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0. 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.
Table 5.10
Symbol Vdet1
Voltage Detection 1 Circuit Electrical Characteristics
Parameter Voltage detection level Vdet1_0 (2) Voltage detection level Vdet1_1
(2)
Condition At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC Vdet1_0 to Vdet1_5 selected Vdet1_6 to Vdet1_F selected At the falling of VCC from 5 V to (Vdet1_0 - 0.1) V VCA26 = 1, VCC = 5.0 V
Min. 2.00 2.15 2.30 2.45 2.60 2.75 2.85 3.00 3.15 3.30 3.45 3.60 3.75 3.90 4.05 4.20
- - - - -
Standard Typ. Max. 2.20 2.40 2.35 2.50 2.65 2.80 2.95 3.10 3.25 3.40 3.55 3.70 3.85 4.00 4.15 4.30 4.45 0.07 0.10 60 1.7 - 2.55 2.70 2.85 3.00 3.15 3.40 3.55 3.70 3.85 4.00 4.15 4.30 4.45 4.60 4.75
- -
Unit V V V V V V V V V V V V V V V V V V
s A s
Voltage detection level Vdet1_2 (2) Voltage detection level Vdet1_3 (2) Voltage detection level Vdet1_4 (2) Voltage detection level Vdet1_5 Voltage detection level Vdet1_6
(2) (2)
Voltage detection level Vdet1_7 (2) Voltage detection level Vdet1_8 (2) Voltage detection level Vdet1_9 Voltage detection level Vdet1_A
(2) (2)
Voltage detection level Vdet1_B (2) Voltage detection level Vdet1_C (2) Voltage detection level Vdet1_D Voltage detection level Vdet1_E
-
(2) (2)
Voltage detection level Vdet1_F (2) Hysteresis width at the rising of Vcc in voltage detection 1 circuit
- - td(E-A)
Voltage detection 1 circuit response time (3) Voltage detection circuit self power consumption Waiting time until voltage detection circuit operation starts (4)
150
- 100
Notes: 1. 2. 3. 4.
The measurement condition is VCC = 1.8 V to 5.5 V and Topr = -20 to 85C (N version) / -40 to 85C (D version). Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 34 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.11
Symbol Vdet2
- - - td(E-A)
Voltage Detection 2 Circuit Electrical Characteristics
Parameter Voltage detection level Vdet2_0 (2) Condition At the falling of VCC Min. 3.70 TBD
- - - -
Standard Typ. Max. 4.00 4.30 1.34 0.10 20 1.7 - TBD
-
Unit V V V
s A s
At the falling of LVCMP2 Voltage detection level Vdet2_EXT (2) Hysteresis width at the rising of Vcc in voltage detection 2 circuit At the falling of Vcc from Voltage detection 2 circuit response time (3) 5 V to (Vdet2_0 - 0.1) V Voltage detection circuit self power consumption VCA27 = 1, VCC = 5.0 V Waiting time until voltage detection circuit operation starts (4)
150
- 100
Notes: 1. 2. 3. 4.
The measurement condition is VCC = 1.8 V to 5.5 V and Topr = -20 to 85C (N version) / -40 to 85C (D version). The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
Table 5.12
Symbol trth
Power-on Reset Circuit (2)
Parameter External power VCC rise gradient
(1)
Condition
Min. 0
Standard Typ. Max. - 50,000
Unit mV/ms
Notes: 1. The measurement condition is Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified. 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.
Vdet0 (1) trth External Power VCC 0.5 V tw(por) (2) Voltage detection 0 circuit response time trth
Vdet0 (1)
Internal reset signal
1 x 32 fOCO-S
1 x 32 fOCO-S
Notes: 1. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit for details. 2. tw(por) indicates the duration the external power VCC must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.
Figure 5.3
Power-on Reset Circuit Electrical Characteristics
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 35 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.13
Symbol
-
High-speed On-Chip Oscillator Circuit Electrical Characteristics
Parameter High-speed on-chip oscillator frequency after reset Condition VCC = 1.8V to 5.5 V -20C Topr 85C VCC = 1.8V to 5.5 V -40C Topr 85C VCC = 1.8V to 5.5 V -20C Topr 85C VCC = 1.8V to 5.5 V -40C Topr 85C VCC = 1.8V to 5.5 V -20C Topr 85C VCC = 1.8V to 5.5 V -40C Topr 85C VCC = 5.0 V, Topr = 25C VCC = 5.0 V, Topr = 25C Min. 39.4 39.4 36.311 36.311 31.52 31.52
- -
Standard Typ. 40 40 36.864 36.864 32 32 100 500
Max. 40.6 40.6 37.417 37.417 32.48 32.48 450 -
Unit MHz MHz MHz MHz MHz MHz
s A
High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2) High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register
- -
Oscillation stability time Self power consumption at oscillation
Notes: 1. VCC = 1.8 to 5.5 V, Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified. 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.
Table 5.14
Symbol fOCO-S - - fOCO-WDT
- -
Low-speed On-Chip Oscillator Circuit Electrical Characteristics
Parameter Low-speed on-chip oscillator frequency Oscillation stability time Self power consumption at oscillation Low-speed on-chip oscillator frequency for the watchdog timer Oscillation stability time Self power consumption at oscillation Condition Min. 60 - - 60
- -
VCC = 5.0 V, Topr = 25C VCC = 5.0 V, Topr = 25C
Standard Typ. 125 30 2 125 30 2
Max. 250 100 - 250 100 -
Unit kHz s A kHz
s A
VCC = 5.0 V, Topr = 25C VCC = 5.0 V, Topr = 25C
Note: 1. VCC = 1.8 to 5.5 V, Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified.
Table 5.15
Symbol td(P-R)
Power Supply Circuit Timing Characteristics
Parameter Time for internal power supply stabilization during power-on (2) Condition Min. - Standard Typ. Max. - 2,000 Unit
s
Notes: 1. The measurement condition is VCC = 1.8 to 5.5 V and Topr = 25C. 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 36 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.16
Symbol tSUCYC tHI tLO tRISE tFALL tSU tH tLEAD tLAG tOD tSA tOR
Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)
Parameter SSCK clock cycle time SSCK clock "H" width SSCK clock "L" width SSCK clock rising time SSCK clock falling time Conditions Min. 4 0.4 0.4 -
- - - 100 1
Standard Typ. -
- - - - - - - - - - - - - - -
Max. - 0.6 0.6 1 1 1 1
- - - -
Unit tCYC (2) tSUCYC tSUCYC tCYC (2) s tCYC (2) s ns tCYC (2) ns ns tCYC (2) ns ns ns ns
Master Slave Master
Slave SSO, SSI data input setup time SSO, SSI data input hold time SCS setup time Slave Slave
1tCYC + 50 1tCYC + 50
-
SCS hold time SSO, SSI data output delay time SSI slave access time SSI slave out open time 2.7 V VCC 5.5 V 1.8 V VCC < 2.7 V 2.7 V VCC 5.5 V 1.8 V VCC < 2.7 V
1 1.5tCYC + 100 1.5tCYC + 200 1.5tCYC + 100 1.5tCYC + 200
- - - -
Notes: 1. VCC = 1.8 to 5.5 V, VSS = 0 V and Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified. 2. 1tCYC = 1/f1(s)
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 37 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
4-Wire Bus Communication Mode, Master, CPHS = 1
VIH or VOH
SCS (output)
VIL or VOL tHI tFALL tRISE
SSCK (output) (CPOS = 1)
tLO tHI
SSCK (output) (CPOS = 0)
tLO tSUCYC
SSO (output)
tOD
SSI (input)
tSU tH
4-Wire Bus Communication Mode, Master, CPHS = 0
VIH or VOH
SCS (output)
VIL or VOL tHI tFALL tRISE
SSCK (output) (CPOS = 1)
tLO tHI
SSCK (output) (CPOS = 0)
tLO tSUCYC
SSO (output)
tOD
SSI (input)
tSU tH
CPHS, CPOS: Bits in SSMR register
Figure 5.4
I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 38 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
4-Wire Bus Communication Mode, Slave, CPHS = 1
VIH or VOH
SCS (input)
VIL or VOL tLEAD tHI tFALL tRISE tLAG
SSCK (input) (CPOS = 1)
tLO tHI
SSCK (input) (CPOS = 0)
tLO tSUCYC
SSO (input)
tSU tH
SSI (output)
tSA tOD tOR
4-Wire Bus Communication Mode, Slave, CPHS = 0 SCS (input)
VIH or VOH VIL or VOL tLEAD tHI tFALL tRISE tLAG
SSCK (input) (CPOS = 1)
tLO tHI
SSCK (input) (CPOS = 0)
tLO tSUCYC
SSO (input)
tSU tH
SSI (output)
tSA tOD tOR
CPHS, CPOS: Bits in SSMR register
Figure 5.5
I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 39 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
tHI VIH or VOH
SSCK
VIL or VOL tLO tSUCYC
SSO (output)
tOD
SSI (input)
tSU tH
Figure 5.6
I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 40 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.17
Symbol tSCL tSCLH tSCLL tsf tSP tBUF tSTAH tSTAS tSTOP tSDAS tSDAH
Timing Requirements of I2C bus Interface (1)
Parameter SCL input cycle time SCL input "H" width SCL input "L" width SCL, SDA input fall time SCL, SDA input spike pulse rejection time SDA input bus-free time Start condition input hold time Retransmit start condition input setup time Stop condition input setup time Data input setup time Data input hold time Condition Standard Typ. (2) - 12tCYC + 600 Min. 3tCYC + 300
(2)
Max. -
- -
Unit ns ns ns ns ns ns ns ns ns ns ns
- - - - - - - - - -
5tCYC + 500 (2) - - 5tCYC 3tCYC
(2) (2)
300 1tCYC (2) -
- - - - -
3tCYC (2) 3tCYC (2) 1tCYC + 40 (2) 10
Notes: 1. VCC = 1.8 to 5.5 V, VSS = 0 V and Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified. 2. 1tCYC = 1/f1(s)
VIH
SDA
VIL tBUF tSTAH tSCLH tSTAS tSP tSTOP
SCL
P(2) S(1) tsf tSCLL tSCL Sr(3) tsr tSDAH tSDAS P(2)
Notes: 1. Start condition 2. Stop condition 3. Retransmit start condition
Figure 5.7
I/O Timing of I2C bus Interface
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 41 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.18
Symbol VOH
Electrical Characteristics (1) [4.2 V Vcc 5.5 V]
Parameter Standard Min. Typ. Drive capacity High VCC = 5V IOH = -20 mA VCC - 2.0 - Drive capacity Low VCC = 5V IOH = -5 mA VCC - 2.0 - VCC = 5V IOH = -200 A 1.0 - Drive capacity High VCC = 5V IOL = 20 mA - - Drive capacity Low VCC = 5V IOL = 5 mA - - VCC = 5V IOL = 200 A - - 0.1 1.2 VCC = 5.0 V Condition Max. VCC VCC VCC 2.0 2.0 0.5 - Unit V V V V V V V
Output "H" voltage Output "L" voltage Hysteresis
Other than XOUT XOUT Other than XOUT XOUT
VOL
VT+-VT-
INT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO
IIH IIL RPULLUP RfXIN RfXCIN VRAM
RESET Input "H" current Input "L" current Pull-up resistance Feedback XIN resistance Feedback XCIN resistance RAM hold voltage
VCC = 5.0 V VI = 5 V, VCC = 5.0 V VI = 0 V, VCC = 5.0 V VI = 0 V, VCC = 5.0 V
0.1
- - 25 - -
1.2
- - 50 0.3
-
V
A A k M
5.0 -5.0 100 -
- -
8
-
M V
During stop mode
1.8
Note: 1. 4.2 V VCC 5.5 V at Topr = -20 to 85C (N version) / -40 to 85C (D version), f(XIN) = 20 MHz, unless otherwise specified.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 42 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.19
Symbol ICC
Electrical Characteristics (2) [3.3 V Vcc 5.5 V] (Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified.)
Parameter Condition
XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 XIN clock off, Topr = 25C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0
Power supply High-speed current clock mode (VCC = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are VSS
Min. -
- - - - - - - -
Standard Typ. Max. 6.5 15
Unit mA
5.3
12.5
- - - -
mA
3.6
mA
3.0
mA
2.2
mA
1.5
mA
High-speed on-chip oscillator mode
7.0
15
- -
mA
3.0
mA
1
mA
Low-speed on-chip oscillator mode Low-speed clock mode
-
90
400
A
-
85
400
A
-
47
-
A
Wait mode
-
15
100
A
-
4
90
A
-
3.5
-
A
Stop mode
-
2.0
5.0
A
-
5.0
-
A
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 43 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group Timing Requirements (Unless Otherwise Specified: VCC = 5 V, VSS = 0 V at Topr = 25C) Table 5.20
Symbol tc(XOUT) tWH(XOUT) tWL(XOUT) tc(XCIN) tWH(XCIN) tWL(XCIN) XOUT input cycle time XOUT input "H" width XOUT input "L" width XCIN input cycle time XCIN input "H" width XCIN input "L" width
5. Electrical Characteristics
External Clock Input (XOUT, XCIN)
Parameter Standard Min. Max. 50 - 24 - 24 - 14 TBD 7 TBD 7 TBD Unit ns ns ns s s s
tC(XOUT), tC(XCIN) tWH(XOUT), tWH(XCIN)
VCC = 5 V
External Clock Input
tWL(XOUT), tWL(XCIN)
Figure 5.8 Table 5.21
Symbol tc(TRAIO) tWH(TRAIO) tWL(TRAIO)
External Clock Input Timing Diagram when VCC = 5 V TRAIO Input
Parameter TRAIO input cycle time TRAIO input "H" width TRAIO input "L" width Standard Min. Max. 100 - 40 - 40 - Unit ns ns ns
tC(TRAIO) tWH(TRAIO)
VCC = 5 V
TRAIO input
tWL(TRAIO)
Figure 5.9
TRAIO Input Timing Diagram when VCC = 5 V
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 44 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.22
Symbol tc(CK) tW(CKH) tW(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) td(C-Q) tsu(D-C) th(C-D) i = 0 to 2
Serial Interface
Parameter CLKi input cycle time CLKi input "H" width CLKi input "L" width TXDi output delay time TXDi hold time RXDi input setup time RXDi input hold time TXDi output delay time RXDi input setup time RXDi input hold time When external clock is selected Standard Min. Max. 200 - 100 - 100 - - 90 0 - 10 - 90 - - 10 90 - 90 - Unit ns ns ns ns ns ns ns ns ns ns
When internal clock is selected
tC(CK) tW(CKH)
VCC = 5 V
CLKi
tW(CKL) th(C-Q)
TXDi
td(C-Q) tsu(D-C) th(C-D)
RXDi i = 0 to 2
Figure 5.10
Serial Interface Timing Diagram when VCC = 5 V
Table 5.23
Symbol tW(INH) tW(INL)
External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt KIi (i = 0 to 3)
Parameter INTi input "H" width, KIi input "H" width INTi input "L" width, KIi input "L" width Standard Min. Max. - 250 (1) 250 (2)
-
Unit ns ns
Notes: 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater. 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
VCC = 5 V
INTi input (i = 0 to 4) KIi input (i = 0 to 3)
tW(INL)
tW(INH)
Figure 5.11
Input Timing Diagram for External Interrupt INTi and Key Input Interrupt KIi when Vcc = 5 V
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 45 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.24
Symbol VOH
Electrical Characteristics (3) [2.7 V Vcc < 4.2 V]
Parameter Condition Drive capacity High IOH = -5 mA Drive capacity Low IOH = -1 mA IOH = -200 A Drive capacity High IOL = 5 mA Drive capacity Low IOL = 1 mA IOL = 200 A VCC = 3.0 V Standard Min. Typ. VCC - 0.5 - VCC - 0.5 - 1.0 - - - - - - - 0.1 0.4 Max. VCC VCC VCC 0.5 0.5 0.5 - Unit V V V V V V V
Output "H" voltage
Other than XOUT XOUT Other than XOUT XOUT
VOL
Output "L" voltage
VT+-VT-
Hysteresis
INT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET
VCC = 3.0 V VI = 3 V, VCC = 3.0 V VI = 0 V, VCC = 3.0 V VI = 0 V, VCC = 3.0 V
0.1
- -
0.5
- -
-
V
A A k M M V
IIH IIL RPULLUP RfXIN RfXCIN VRAM
Input "H" current Input "L" current Pull-up resistance Feedback resistance XIN Feedback resistance XCIN RAM hold voltage
4.0
-4.0
During stop mode
42 - - 1.8
84 0.3 8 -
168 - - -
Note: 1. 2.7 V VCC < 4.2 V at Topr = -20 to 85C (N version) / -40 to 85C (D version), f(XIN) = 10 MHz, unless otherwise specified.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 46 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.25
Symbol ICC
Electrical Characteristics (4) [2.7 V Vcc < 3.3 V] (Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified.)
Parameter Condition XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off, Topr = 25C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 Min. - Standard Typ. Max. 3.5 10 Unit mA
Power supply current High-speed (VCC = 2.7 to 3.3 V) clock mode Single-chip mode, output pins are open, other pins are VSS High-speed on-chip oscillator mode
-
1.5
7.5
mA
-
7.0
15
mA
-
3.0
-
mA
-
4.0
-
mA
-
1.5
-
mA
-
1
-
mA
Low-speed on-chip oscillator mode Low-speed clock mode
-
90
390
A
-
80
400
A
-
40
-
A
Wait mode
-
15
90
A
-
4
80
A
-
3.5
-
A
Stop mode
-
2.0
5.0
A
-
5.0
-
A
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 47 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group Timing Requirements (Unless Otherwise Specified: VCC = 3 V, VSS = 0 V at Topr = 25C) Table 5.26
Symbol tc(XOUT) tWH(XOUT) tWL(XOUT) tc(XCIN) tWH(XCIN) tWL(XCIN) XOUT input cycle time XOUT input "H" width XOUT input "L" width XCIN input cycle time XCIN input "H" width XCIN input "L" width
5. Electrical Characteristics
External Clock Input (XOUT, XCIN)
Parameter Standard Min. Max. 50 - 24 - 24 - 14 TBD 7 TBD 7 TBD Unit ns ns ns s s s
tC(XOUT), tC(XCIN) tWH(XOUT), tWH(XCIN)
VCC = 3 V
External Clock Input
tWL(XOUT), tWL(XCIN)
Figure 5.12 Table 5.27
Symbol tc(TRAIO) tWH(TRAIO) tWL(TRAIO)
External Clock Input Timing Diagram when VCC = 3 V TRAIO Input
Parameter TRAIO input cycle time TRAIO input "H" width TRAIO input "L" width Standard Min. Max. 300 - 120 - 120 - Unit ns ns ns
tC(TRAIO) tWH(TRAIO)
VCC = 3 V
TRAIO input
tWL(TRAIO)
Figure 5.13
TRAIO Input Timing Diagram when VCC = 3 V
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 48 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.28
Symbol tc(CK) tW(CKH) tW(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) td(C-Q) tsu(D-C) th(C-D) i = 0 to 2
Serial Interface
Parameter CLKi input cycle time CLKi input "H" width CLKi Input "L" width TXDi output delay time TXDi hold time RXDi input setup time RXDi input hold time TXDi output delay time RXDi input setup time RXDi input hold time When external clock is selected Standard Min. Max. 300 - 150 - 150 - - 120 0 - 30 - 90 - - 30 120 - 90 - Unit ns ns ns ns ns ns ns ns ns ns
When internal clock is selected
tC(CK) tW(CKH)
VCC = 3 V
CLKi
tW(CKL) th(C-Q)
TXDi
td(C-Q) tsu(D-C) th(C-D)
RXDi i = 0 to 2
Figure 5.14
Serial Interface Timing Diagram when VCC = 3 V
Table 5.29
Symbol tW(INH) tW(INL)
External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt KIi (i = 0 to 3)
Parameter INTi input "H" width, KIi input "H" width INTi input "L" width, KIi input "L" width Standard Min. Max. - 380 (1) 380 (2)
-
Unit ns ns
Notes: 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater. 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
INTi input (i = 0 to 4) KIi input (i = 0 to 3)
VCC = 3 V
tW(INL)
tW(INH)
Figure 5.15
Input Timing Diagram for External Interrupt INTi and Key Input Interrupt KIi when Vcc = 3 V
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 49 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.30
Symbol VOH
Electrical Characteristics (5) [1.8 V Vcc < 2.7 V]
Parameter Standard Min. Typ. Drive capacity High IOH = -2 mA VCC - 0.5 - Drive capacity Low IOH = -1 mA VCC - 0.5 - IOH = -200 A 1.0 - Drive capacity High IOL = 2 mA - - Drive capacity Low IOL = 1 mA - - IOL = 200 A - - 0.05 0.2 VCC = 2.2 V Condition Max. VCC VCC VCC 0.5 0.5 0.5 - Unit V V V V V V V
Output "H" voltage
Other than XOUT XOUT Other than XOUT XOUT
VOL
Output "L" voltage
VT+-VT-
Hysteresis
INT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET
VCC = 2.2 V VI = 2.2 V, VCC = 2.2 V VI = 0 V, VCC = 2.2 V VI = 0 V, VCC = 2.2 V
0.05
- -
0.20
- -
-
V
A A k M
IIH IIL RPULLUP RfXIN RfXCIN VRAM
Input "H" current Input "L" current Pull-up resistance Feedback resistance Feedback resistance RAM hold voltage
4.0
-4.0
XIN XCIN During stop mode
70 -
-
140 0.3 8
-
300 -
- -
M V
1.8
Note: 1. 1.8 V VCC < 2.7 V, Topr = -20 to 85C (N version) / -40 to 85C (D version), f(XIN) = 5 MHz, unless otherwise specified.
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 50 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.31
Electrical Characteristics (6) [1.8 V Vcc < 2.7 V] (Topr = -20 to 85C (N version) / -40 to 85C (D version), unless otherwise specified.)
Parameter Condition XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 XIN clock off, Topr = 25C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 Min. - Standard Typ. Max. 2.2 - Unit mA
Symbol ICC
Power supply current High-speed (VCC = 1.8 to 2.7 V) clock mode Single-chip mode, output pins are open, other pins are VSS
-
0.8
-
mA
High-speed on-chip oscillator mode
-
2.5
10
mA
-
1.7
-
mA
-
1
-
mA
Low-speed on-chip oscillator mode Low-speed clock mode
-
90
300
A
-
80
350
A
-
40
-
A
Wait mode
-
15
90
A
-
4
80
A
-
3.5
-
A
Stop mode
-
2.0
5
A
-
5.0
-
A
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 51 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
Timing Requirements (Unless Otherwise Specified: VCC = 2.2 V, VSS = 0 V at Topr = 25C) Table 5.32
Symbol tc(XOUT) tWH(XOUT) tWL(XOUT) tc(XCIN) tWH(XCIN) tWL(XCIN) XOUT input cycle time XOUT input "H" width XOUT input "L" width XCIN input cycle time XCIN input "H" width XCIN input "L" width
5. Electrical Characteristics
External Clock Input (XOUT, XCIN)
Parameter Standard Min. Max. 200 - 90 - 90 - 14 TBD 7 TBD 7 TBD Unit ns ns ns s s s
tC(XOUT), tC(XCIN) tWH(XOUT), tWH(XCIN)
VCC = 2.2 V
External Clock Input
tWL(XOUT), tWL(XCIN)
Figure 5.16 Table 5.33
Symbol tc(TRAIO) tWH(TRAIO) tWL(TRAIO)
External Clock Input Timing Diagram when VCC = 2.2 V TRAIO Input
Parameter TRAIO input cycle time TRAIO input "H" width TRAIO input "L" width Standard Min. Max. 500 - 200 - 200 - Unit ns ns ns
tC(TRAIO) tWH(TRAIO)
VCC = 2.2 V
TRAIO input
tWL(TRAIO)
Figure 5.17
TRAIO Input Timing Diagram when VCC = 2.2 V
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 52 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
5. Electrical Characteristics
Table 5.34
Symbol tc(CK) tW(CKH) tW(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) td(C-Q) tsu(D-C) th(C-D) i = 0 to 2
Serial Interface
Parameter CLKi input cycle time CLKi input "H" width CLKi input "L" width TXDi output delay time TXDi hold time RXDi input setup time RXDi input hold time TXDi output delay time RXDi input setup time RXDi input hold time When external clock is selected Standard Min. Max. 800 - 400 - 400 - - 200 0 - 150 - 90 - - 200 150 - 90 - Unit ns ns ns ns ns ns ns ns ns ns
When internal clock is selected
tC(CK) tW(CKH)
VCC = 2.2 V
CLKi
tW(CKL) th(C-Q)
TXDi
td(C-Q) tsu(D-C) th(C-D)
RXDi i = 0 to 2
Figure 5.18
Serial Interface Timing Diagram when VCC = 2.2 V
Table 5.35
Symbol tW(INH) tW(INL)
External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt KIi (i = 0 to 3)
Parameter INTi input "H" width, KIi input "H" width INTi input "L" width, KIi input "L" width Standard Min. Max. - 1000 (1) 1000 (2)
-
Unit ns ns
Notes: 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater. 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
INTi input (i = 0 to 4) KIi input (i = 0 to 3)
VCC = 2.2 V
tW(INL)
tW(INH)
Figure 5.19
Input Timing Diagram for External Interrupt INTi and Key Input Interrupt KIi when Vcc = 2.2 V
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
Page 53 of 54
Under development
Preliminary document Specifications in this document are tentative and subject to change.
R8C/34M Group
Package Dimensions
Package Dimensions
Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.
JEITA Package Code P-LQFP48-7x7-0.50 RENESAS Code PLQP0048KB-A Previous Code 48P6Q-A MASS[Typ.] 0.2g
HD *1
D
36
25 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. bp b1
37
24
E
HE
c1
*2
c
Reference Dimension in Millimeters Symbol
Terminal cross section 48
ZE
13
1 ZD Index mark
12
A2
F
S
A1
L1 yS e *3
L
D E A2 HD HE A A1 bp b1 c c1 e x y ZD ZE L L1
Min 6.9 6.9 8.8 8.8
A
0 0.17 0.09 0
bp
Detail F x
0.35
Nom Max 7.0 7.1 7.0 7.1 1.4 9.0 9.2 9.0 9.2 1.7 0.1 0.2 0.22 0.27 0.20 0.145 0.20 0.125 8 0.5 0.08 0.10 0.75 0.75 0.5 0.65 1.0
R01DS0022EJ0020 Rev.0.20 Feb 15, 2011
c
Page 54 of 54
REVISION HISTORY
R8C/34M Group Datasheet
Description Summary
Rev.
Date
Page
0.10 0.20
Sep 28, 2010 Feb 15, 2011
- 35 36 42 50
First Edition issued Table 5.11 revised, Note 2 added Table 5.13 and Table 5.14 revised Table 5.18 revised Table 5.30 revised
All trademarks and registered trademarks are the property of their respective owners.
C-1
General Precautions in the Handling of MPU/MCU Products
The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence. 1. Handling of Unused Pins Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual. 2. Processing at Power-on The state of the product is undefined at the moment when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified. 3. Prohibition of Access to Reserved Addresses Access to reserved addresses is prohibited. The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed. 4. Clock Signals After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized. When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable. 5. Differences between Products Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems. The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.
Notice
1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website. 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 3. 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information. 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein. 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc. "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support. "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life. 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges. 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics. 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) (Note 2) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries. "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.
SALES OFFICES
Refer to "http://www.renesas.com/" for the latest and detailed information. Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Dusseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898 Renesas Electronics Hong Kong Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044 Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001 Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141
http://www.renesas.com
(c) 2011 Renesas Electronics Corporation. All rights reserved. Colophon 1.0

▲Up To Search▲

Price & Availability of R5F21344MDFP

	To Download R5F21344MDFP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .